• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    A method of fabricating a sub-micron MOS transistor includes preparing a substrate, including isolating an active region therein; depositing a gate oxide layer; depositing a first selective etchable layer over the gate oxide layer; depositing a second selective etchable layer over the first selective etchable layer; etching the structure to undercut the first selective etchable layer; implanting ions in the active region to form a source region and a drain region; depositing and planarizing the oxide; removing the remaining first selective etchable layer and the second selective etchable layer; depositing a gate electrode; and depositing oxide and metallizing the structure. A sub-micron MOS transistor includes a substrate; and an active region, including a gate region having a length of less than one micron; a source region including a LDD source region; and a drain region including a LDD drain region.
    公开号:US20010009784A1
    申请号:US09/783,760
    申请日:2001-02-14
    公开日:2001-07-26
    发明作者:Yanjun Ma；David Evans；Yoshi Ono；Sheng Hsu
    申请人:Sharp Laboratories of America Inc；
    IPC主号:H01L29-6659
    专利说明:
    [0001] This Application is a continuation-in-part of Ser. No. 09/004,991, filed Jan. 9, 1998, for “Metal Gate Sub-micron MOS Transistor and Method of Making Same” of Evans et al., and is incorporated herein by reference. [0001] FIELD OF THE INVENTION
    [0002] This invention relates to MOS Transistor and IC fabrication method, and specifically to the use of a nitride undercut to form a sub-micron MOS. [0002] BACKGROUND OF THE INVENTION
    [0003] The use of chemical etching to provide a controllable undercut has been used to produce conventional MOS transistors, which is known as a “T-gate” structure. A nitride undercut, using phosphoric acid, has been used specifically in the fabrication of triple implanted bipolar transistors, however, this process is not widely used now because of controllability issues required to manufacture ICs using current technology. The nitride undercutting process may remain a useful process in a certain application, such as in the manufacture of sub-micron MOS transistors. [0003]
    [0004] Lightly doped (LDD) structures are widely used in state-of-the-art IC fabrication. The usual LDD process requires two implantation steps, however, one of the implantation steps is eliminated using the LDD method of the invention. [0004] SUMMARY OF THE INVENTION
    [0005] A method of fabricating a sub-micron MOS transistor includes preparing a substrate, including isolating an active region therein; depositing a gate oxide layer; depositing a first selective etchable layer over the gate oxide layer; depositing a second selective etchable layer over the first selective etchable layer; etching the structure to undercut the first selective etchable layer; implanting ions in the active region to form a source region and a drain region; depositing and planarizing the oxide; removing the remaining first selective etchable layer and the second selective etchable layer; depositing a gate electrode; and depositing oxide and metallizing the structure [0005]
    [0006] A sub-micron MOS transistor includes a substrate; and an active region, including a gate region having a length of less than one micron; a source region including a LDD source region; and a drain region including a LDD drain region. [0006]
    [0007] An object of the invention is to provide a method of fabrication for sub-micron transistors [0007]
    [0008] Another object of the invention is to provide a simplified LDD process [0008]
    [0009] This summary and objectives of the invention are provided to enable quick comprehension of the nature of the invention. A more thorough understanding of the invention may be obtained by reference to the following detailed description of the preferred embodiment of the invention in connection with the drawings. [0009] BRIEF DESCRIPTION OF THE DRAWINGS
    [0010] FIGS. [0010] 1-4 depicts steps in the method of the invention.
    [0011] FIG. 5 depicts a sub-micron MOS transistor constructed according to the method of the invention [0011] DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
    [0012] An n-channel MOS transistor is used as an example to describe the method of the invention, however, the structure and fabrication process is also applicable to p-channel MOS transistors and CMOS integration. [0012]
    [0013] Referring to FIG. 1, a structure [0013] 10 constructed according to the method of the invention is fabricated using state-of-the-art processes on a p-type substrate 12 to form an n-well, a p-well, to adjust the voltage threshold in an active region 14, and to provide device isolation, as by oxide regions 16.
    [0014] Turning to FIG. 2, a gate oxide layer [0014] 18 is formed, and a layer of silicon nitride (Si3N4), or polysilicon, 20, also refereed to herein as a first selective etchable layer is deposited to a thickness of between about 200 nm to 500 nm. A thin layer of oxide 22, also referred to herein as a second selective etchable layer, is deposited over the nitride layer to a thickness of between about 20 nm to 100 nm.
    [0015] This is followed by photo lithography and anisotropic plasma etching of oxide layer [0015] 22 and silicon nitride, or polysilicon, layer 20, or polysilicon, wherein the etching stops at the level of gate oxide 18. Gate oxide layer 18 may be partially etched, or may be completely removed during this etching process. The remaining silicon nitride, or polysilicon, layer forms a replacement cast for a gate electrode, which will be formed in a subsequent step. Any remaining, photoresist is then removed, resulting in the structure shown generally at 10 in FIG. 2
    [0016] Referring now to FIG. 3, nitride layer [0016] 20 is partially etched using phosphoric acid, which has a high selectivity over oxide, i.e., the phosphoric acid will remove silicon nitride considerably faster than it will remove silicon oxide, resulting in the structure of FIG. 3. The gate length is shortened by two-times the thickness of the nitride etched, resulting in a device having a shorter channel, for instance, a gate length of 100 nm results from an initial nitride deposition having a length of 200 nm, of which 50 nm is removed by etching.
    [0017] In the case where polysilicon is used as a replacement cast, the gate oxide must not be completely removed during the gate etching process. Polysilicon may be selectively etched by using diluted HNO[0017] 3/HF solution. Additionally, the oxide layer 22 may be replaced with silicon nitride to achieve higher etching selectivity. In this case, silicon nitride is deposited to a thickness of between about 20 nm to 100 nm.
    [0018] A source region [0018] 24 and a drain region 26 is formed in active region 16 by ion implantation adjacent a gate region 27. In the preferred embodiment, Arsenic ions are implanted at a dose of between about 1·1015 cm−2 to 5·1015 cm−2, and an energy level of between about 30 keV to 70 keV. Because of overhanging oxide 22, the implantation depth and dose is reduced in the region under the overhanging oxide, which results in an LDD source region 24 a and an LDD drain region 26 a adjacent gate region 27, without an additional implantation step. The implanted profile in this region is a function of implant energy, dose, and the thickness of the oxide. For instance, the ion concentration in the source region 24 and drain region 26 is between about 1·1020 cm−3 to 1·1021 cm−3, while the ion concentration in LDD source region 24 a and LDD drain region 26 a is between about 5·1018 cm−3 to 5·1019 cm−3 The gate may be heavily doped polysilicon or metal.
    [0019] The next step is to CVD an oxide layer [0019] 28 to a thickness of between about 15 times to two times the thickness of silicon nitride layer 20 The structure is planarized by CMP, stopping at the level of silicon nitride layer 20. A high selectivity slurry is desirable for this process. Nitride layer 20 is etched to remove it, and doped polysilicon or metal 30 is deposited and CMP planarized to form a gate electrode. An oxide layer 32 is deposited by CVD, and a source electrode 34 and a drain electrode is formed, resulting in the structure shown generally at 38 in FIG. 5.
    [0020] The remainder of the process proceeds as described in an earlier patent disclosure by Hsu and Evans describing the nitride replacement or “cast” process. For conventional polysilicon gate fabrication, standard processing, which is well known to those of ordinary skill in the art, is performed. [0020]
    [0021] Thus, a structure and a method for fabricating a sub-micron MOS transistor using a silicon nitride or polysilicon undercut process has been disclosed. It will be appreciated that further variations and modifications thereof may be made within the scope of the invention as defined in the appended claims. [0021]
    权利要求:
    Claims (17)
    [1" id="US-20010009784-A1-CLM-00001] 1. A method of fabricating a sub-micron MOS transistor comprising.
    preparing a substrate, including isolating an active region therein;
    depositing a gate oxide layer;
    depositing a first selective etchable layer over the gate oxide layer;
    depositing a second selective etchable layer over the first selective etchable layer;
    etching the structure to undercut the first selective etchable layer;
    implanting ions in the active region to form a source region and a drain region,
    removing the remaining first selective etchable layer and the second selective etchable layer;
    depositing a gate electrode; and
    depositing oxide and metallizing the structure.
    [2" id="US-20010009784-A1-CLM-00002] 2. The method of
    claim 1 wherein said depositing a first selective etchable layer includes depositing a layer of silicon nitride, and wherein said depositing a second selective etchable layer includes depositing a layer of silicon oxide.
    [3" id="US-20010009784-A1-CLM-00003] 3. The method of
    claim 1 wherein said depositing a first selective etchable layer includes depositing a layer of polysilicon, and wherein said depositing a second selective etchable layer includes depositing a layer of silicon nitride
    [4" id="US-20010009784-A1-CLM-00004] 4. The method of
    claim 1 wherein said depositing a first selective etchable layer includes depositing a layer of polysilicon, and wherein said depositing a second selective etchable layer includes depositing a layer of silicon oxide.
    [5" id="US-20010009784-A1-CLM-00005] 5. The method of
    claim 1 wherein said depositing a gate electrode includes depositing a layer of material taken from the group of materials consisting of doped polysilicon and metal.
    [6" id="US-20010009784-A1-CLM-00006] 6. The method of
    claim 1 wherein said implanting includes implanting Arsenic ions at a dose of between about 1·1015 cm−2 to 5·1015 cm−2, and an energy level of between about 30 keV to 70 keV.
    [7" id="US-20010009784-A1-CLM-00007] 7. The method of
    claim 6 wherein said implanting includes forming a LDD source region and an LDD drain region adjacent the gate region.
    [8" id="US-20010009784-A1-CLM-00008] 8. The method of
    claim 7 wherein said implanting includes implanting ions to provide an ion concentration in the source region and in the drain region of between about 1·1020 cm−3 to 1·1021 cm−3, and wherein the ion concentration the LDD source region and in the LDD drain region is between about 5·1018 cm−3 to 5·1018 cm−3.
    [9" id="US-20010009784-A1-CLM-00009] 9. A method of fabricating a sub-micron MOS transistor comprising:
    preparing a substrate, including isolating an active region therein;
    depositing a gate oxide layer;
    depositing a first selective etchable layer over the gate oxide layer,
    depositing a second selective etchable layer over the first selective etchable layer;
    etching the structure to undercut the first selective etchable layer;
    implanting ions in the active region to form a source region and a drain region, including forming a LDD source region and an LDD drain region adjacent the gate region;
    removing the remaining first selective etchable layer and the second selective etchable layer;
    depositing a gate electrode; and
    depositing oxide and metallizing the structure.
    [10" id="US-20010009784-A1-CLM-00010] 10. The method of
    claim 9 wherein said depositing a first selective etchable layer includes depositing a layer of silicon nitride to a thickness of between about 200 nm to 500 nm, and wherein said depositing a second selective etchable layer includes depositing a layer of silicon oxide to a thickness of between about 20 nm to 100 nm.
    [11" id="US-20010009784-A1-CLM-00011] 11. The method of
    claim 9 wherein said depositing a first selective etchable layer includes depositing a layer of polysilicon, and wherein said depositing a second selective etchable layer includes depositing a layer of silicon nitride, wherein the thickness of both layers is between about 200 nm and 500 nm.
    [12" id="US-20010009784-A1-CLM-00012] 12. The method of
    claim 9 wherein said depositing a first selective etchable layer includes depositing a layer of polysilicon to a thickness of between about 200 nm to 500 nm, and wherein said depositing a second selective etchable layer includes depositing a layer of silicon oxide to a thickness of between about 20 nm to 100 nm.
    [13" id="US-20010009784-A1-CLM-00013] 13. The method of
    claim 9 wherein said depositing a gate electrode includes depositing a layer of material taken from the group of materials consisting of doped polysilicon and metal.
    [14" id="US-20010009784-A1-CLM-00014] 14. The method of
    claim 9 wherein said implanting includes implanting Arsenic ions at a dose of between about 1·1015 cm−2 to 5·1015 cm−2, and an energy level of between about 30 keV to 70 keV.
    [15" id="US-20010009784-A1-CLM-00015] 15. The method of
    claim 9 wherein said implanting includes implanting ions to provide an ion concentration in the source region and in the drain region of between about 1·1020 cm−3 to 1·1021 cm−3, and wherein the ion concentration the LDD source region and in the LDD drain region is between about 5·1018 cm−3 to 5·1019 cm−3.
    [16" id="US-20010009784-A1-CLM-00016] 16. A sub-micron MOS transistor comprising:
    a substrate; and
    an active region, including a gate region having a length of less than one micron; a source region including a LDD source region; and a drain region including a LDD drain region, wherein the ion concentration in said source region and in said drain region is between about 1·1020 cm−3 to 1·1021 cm−3, and wherein the ion concentration in said LDD source region and in said LDD drain region is between about 5·1018 cm−3 to 5·1019 cm−1.
    [17" id="US-20010009784-A1-CLM-00017] 17. The MOS transistor of
    claim 16 which further includes an insulating oxide layer thereover and a source electrode, a gate electrode and a drain electrode.
    类似技术:
    公开号 | 公开日 | 专利标题
    US6632731B2|2003-10-14|Structure and method of making a sub-micron MOS transistor
    US6573134B2|2003-06-03|Dual metal gate CMOS devices and method for making the same
    US7276407B2|2007-10-02|Method for fabricating semiconductor device
    US6153455A|2000-11-28|Method of fabricating ultra shallow junction CMOS transistors with nitride disposable spacer
    EP0749165B1|2001-09-26|Thin film transistor in insulated semiconductor substrate and manufacturing method thereof
    US5432114A|1995-07-11|Process for integration of gate dielectric layers having different parameters in an IGFET integrated circuit
    US5573963A|1996-11-12|Method of forming self-aligned twin tub CMOS devices
    US4760033A|1988-07-26|Method for the manufacture of complementary MOS field effect transistors in VLSI technology
    US5610088A|1997-03-11|Method of fabricating field effect transistors having lightly doped drain regions
    US6514810B1|2003-02-04|Buried channel PMOS transistor in dual gate CMOS with reduced masking steps
    US4509991A|1985-04-09|Single mask process for fabricating CMOS structure
    US20040137688A1|2004-07-15|Semiconductor device with tapered gate and process for fabricating the device
    US6261888B1|2001-07-17|Method of forming CMOS integrated circuitry
    US6033958A|2000-03-07|Method of fabricating dual voltage MOS transistors
    US5705439A|1998-01-06|Method to make an asymmetrical LDD structure for deep sub-micron MOSFETS
    JPH09181158A|1997-07-11|Manufacture of semiconductor device
    US20030203550A1|2003-10-30|Method of angle implant to improve transistor reverse narrow width effect
    US5821146A|1998-10-13|Method of fabricating FET or CMOS transistors using MeV implantation
    JP3200231B2|2001-08-20|Method for manufacturing semiconductor device
    EP0527372A1|1993-02-17|Manufacturing method for a bipolar transistor
    US7202118B1|2007-04-10|Fully depleted SOI MOSFET arrangement with sunken source/drain regions
    US6110788A|2000-08-29|Surface channel MOS transistors, methods for making the same, and semiconductor devices containing the same
    US20020061617A1|2002-05-23|Fabrication method of a dual-gate cmosfet
    JPH05267331A|1993-10-15|Manufacture of mos semiconductor device
    US6495401B1|2002-12-17|Method of forming an ultra-thin SOI MOS transistor
    同族专利:
    公开号 | 公开日
    US6274421B1|2001-08-14|
    KR100352715B1|2003-03-26|
    TW434901B|2001-05-16|
    EP0929105A3|1999-12-22|
    JPH11224949A|1999-08-17|
    US20040014292A1|2004-01-22|
    EP0929105A2|1999-07-14|
    KR19990066850A|1999-08-16|
    US6632731B2|2003-10-14|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    US6417084B1|2000-07-20|2002-07-09|Advanced Micro Devices, Inc.|T-gate formation using a modified conventional poly process|
    US20040238914A1|2003-05-30|2004-12-02|International Business Machines Corporation|STI stress modification by nitrogen plasma treatment for improving performance in small width devices|
    US20050085022A1|2003-10-20|2005-04-21|Dureseti Chidambarrao|Strained dislocation-free channels for CMOS and method of manufacture|
    US20050082616A1|2003-10-20|2005-04-21|Huajie Chen|High performance stress-enhanced MOSFETs using Si:C and SiGe epitaxial source/drain and method of manufacture|
    US20050093076A1|2003-11-05|2005-05-05|International Business Machines Corporation|METHOD AND STRUCTURE FOR FORMING STRAINED Si FOR CMOS DEVICES|
    US20050098829A1|2003-11-06|2005-05-12|Doris Bruce B.|High mobility CMOS circuits|
    US20050106799A1|2003-11-14|2005-05-19|International Business Machines Corporation|Stressed semiconductor device structures having granular semiconductor material|
    US20050106790A1|2003-11-13|2005-05-19|Kangguo Cheng|Strained silicon on a SiGe on SOI substrate|
    US20050104131A1|2003-11-19|2005-05-19|Dureseti Chidambarrao|Silicon device on Si:C-OI and SGOI and method of manufacture|
    US20050142788A1|2003-09-12|2005-06-30|Dureseti Chidambarrao|MOSFET performance improvement using deformation in SOI structure|
    US20050145954A1|2004-01-05|2005-07-07|International Business Machines Corporation|Structures and methods for making strained mosfets|
    US20050145950A1|2003-09-10|2005-07-07|Dureseti Chidambarrao|Method and structure for improved MOSFETs using poly/silicide gate height control|
    US20050145992A1|2003-09-09|2005-07-07|Dureseti Chidambarrao|Method for reduced N+ diffusion in strained Si on SiGe substrate|
    US20050158955A1|2004-01-16|2005-07-21|International Business Machines Corporation|Method and apparatus to increase strain effect in a transistor channel|
    US20050189589A1|2004-02-27|2005-09-01|International Business Machines Corporation|Hybrid soi/bulk semiconductor transistors|
    US20050194699A1|2004-03-03|2005-09-08|International Business Machines Corporation|Mobility enhanced cmos devices|
    US20050236668A1|2004-04-23|2005-10-27|International Business Machines Corporation|STRUCTURES AND METHODS FOR MANUFACTURING OF DISLOCATION FREE STRESSED CHANNELS IN BULK SILICON AND SOI CMOS DEVICES BY GATE STRESS ENGINEERING WITH SiGe AND/OR Si:C|
    US20050269561A1|2004-06-03|2005-12-08|Dureseti Chidambarrao|Strained Si on multiple materials for bulk or SOI substrates|
    US20050285192A1|2004-06-29|2005-12-29|International Business Machines Corporation|Structures and methods for manufacturing p-type mosfet withgraded embedded silicon-germanium source-drain and/or extension|
    US20060001089A1|2004-07-02|2006-01-05|International Business Machines Corporation|Ultra-thin, high quality strained silicon-on-insulator formed by elastic strain transfer|
    US20060019462A1|2004-07-23|2006-01-26|International Business Machines Corporation|Patterned strained semiconductor substrate and device|
    US7008832B1|2000-07-20|2006-03-07|Advanced Micro Devices, Inc.|Damascene process for a T-shaped gate electrode|
    US20060057787A1|2002-11-25|2006-03-16|Doris Bruce B|Strained finfet cmos device structures|
    US7037794B2|2004-06-09|2006-05-02|International Business Machines Corporation|Raised STI process for multiple gate ox and sidewall protection on strained Si/SGOI structure with elevated source/drain|
    US20060124974A1|2004-12-15|2006-06-15|International Business Machines Corporation|Structure and method to generate local mechanical gate stress for mosfet channel mobility modification|
    US20060145274A1|2003-09-23|2006-07-06|International Business Machines Corporation|NFETs using gate induced stress modulation|
    US20060151838A1|2005-01-12|2006-07-13|International Business Machines Corporation|Enhanced pfet using shear stress|
    US20060160317A1|2005-01-18|2006-07-20|International Business Machines Corporation|Structure and method to enhance stress in a channel of cmos devices using a thin gate|
    US20060157795A1|2005-01-19|2006-07-20|International Business Machines Corporation|Structure and method to optimize strain in cmosfets|
    US20060172495A1|2005-01-28|2006-08-03|International Business Machines Corporation|STRUCTURE AND METHOD FOR MANUFACTURING PLANAR STRAINED Si/SiGe SUBSTRATE WITH MULTIPLE ORIENTATIONS AND DIFFERENT STRESS LEVELS|
    US20060172500A1|2005-02-01|2006-08-03|International Business Machines Corporation|Stucture and method to induce strain in a semiconductor device channel with stressed film under the gate|
    US7119403B2|2003-10-16|2006-10-10|International Business Machines Corporation|High performance strained CMOS devices|
    US20060228836A1|2005-04-12|2006-10-12|International Business Machines Corporation|Method and structure for forming strained devices|
    US7170126B2|2003-09-16|2007-01-30|International Business Machines Corporation|Structure of vertical strained silicon devices|
    US20070045775A1|2005-08-26|2007-03-01|Adam Thomas N|Mobility enhancement in SiGe heterojunction bipolar transistors|
    US20070069294A1|2005-09-29|2007-03-29|International Business Machines Corporation|Stress engineering using dual pad nitride with selective soi device architecture|
    US7198995B2|2003-12-12|2007-04-03|International Business Machines Corporation|Strained finFETs and method of manufacture|
    US7202132B2|2004-01-16|2007-04-10|International Business Machines Corporation|Protecting silicon germanium sidewall with silicon for strained silicon/silicon germanium MOSFETs|
    US20070096170A1|2005-11-02|2007-05-03|International Business Machines Corporation|Low modulus spacers for channel stress enhancement|
    US20070105299A1|2005-11-10|2007-05-10|International Business Machines Corporation|Dual stress memory technique method and related structure|
    US7217949B2|2004-07-01|2007-05-15|International Business Machines Corporation|Strained Si MOSFET on tensile-strained SiGe-on-insulator |
    US20070108531A1|2005-11-14|2007-05-17|International Business Machines Corporation|Rotational shear stress for charge carrier mobility modification|
    US7224033B2|2005-02-15|2007-05-29|International Business Machines Corporation|Structure and method for manufacturing strained FINFET|
    US7227205B2|2004-06-24|2007-06-05|International Business Machines Corporation|Strained-silicon CMOS device and method|
    US20070158743A1|2006-01-11|2007-07-12|International Business Machines Corporation|Thin silicon single diffusion field effect transistor for enhanced drive performance with stress film liners|
    US20070158753A1|2006-01-09|2007-07-12|International Business Machines Corporation|Semiconductor device structure having low and high performance devices of same conductive type on same substrate|
    US20070196987A1|2006-02-21|2007-08-23|Dureseti Chidambarrao|Pseudomorphic Si/SiGe/Si body device with embedded SiGe source/drain|
    US20070202654A1|2006-02-28|2007-08-30|International Business Machines Corporation|Spacer and process to enhance the strain in the channel with stress liner|
    US20070202639A1|2004-12-14|2007-08-30|International Business Machines Corporation|Dual stressed soi substrates|
    US20070252230A1|2006-04-28|2007-11-01|International Business Machines Corporation|Cmos structures and methods for improving yield|
    US20070254423A1|2006-04-28|2007-11-01|International Business Machines Corporation|High performance stress-enhance mosfet and method of manufacture|
    US20070254422A1|2006-04-28|2007-11-01|International Business Machines Corporation|High performance stress-enhance mosfet and method of manufacture|
    US20080057673A1|2006-08-30|2008-03-06|International Business Machines Corporation|Semiconductor structure and method of making same|
    US20080057653A1|2006-08-30|2008-03-06|International Business Machines Corporation|Method and structure for improving device performance variation in dual stress liner technology|
    US7381609B2|2004-01-16|2008-06-03|International Business Machines Corporation|Method and structure for controlling stress in a transistor channel|
    US20080206934A1|2007-02-23|2008-08-28|Jones Robert E|Forming semiconductor fins using a sacrificial fin|
    US20080217665A1|2006-01-10|2008-09-11|International Business Machines Corporation|Semiconductor device structure having enhanced performance fet device|
    US20090004862A1|2007-06-26|2009-01-01|Hynix Semiconductor Inc.|Method for forming fine patterns in semiconductor device|
    US20090127626A1|2007-11-15|2009-05-21|International Business Machines Corporation|Stress-generating shallow trench isolation structure having dual composition|
    US7564081B2|2005-11-30|2009-07-21|International Business Machines Corporation|finFET structure with multiply stressed gate electrode|
    US20090305474A1|2004-06-24|2009-12-10|International Business Machines Corporation|Strained-silicon cmos device and method|
    US7655511B2|2005-11-03|2010-02-02|International Business Machines Corporation|Gate electrode stress control for finFET performance enhancement|
    US7709317B2|2005-11-14|2010-05-04|International Business Machines Corporation|Method to increase strain enhancement with spacerless FET and dual liner process|
    US7723824B2|2004-12-08|2010-05-25|International Business Machines Corporation|Methodology for recovery of hot carrier induced degradation in bipolar devices|
    US7790540B2|2006-08-25|2010-09-07|International Business Machines Corporation|Structure and method to use low k stress liner to reduce parasitic capacitance|
    US7863197B2|2006-01-09|2011-01-04|International Business Machines Corporation|Method of forming a cross-section hourglass shaped channel region for charge carrier mobility modification|
    US20110230030A1|2010-03-16|2011-09-22|International Business Machines Corporation|Strain-preserving ion implantation methods|
    US8115254B2|2007-09-25|2012-02-14|International Business Machines Corporation|Semiconductor-on-insulator structures including a trench containing an insulator stressor plug and method of fabricating same|
    US8853746B2|2006-06-29|2014-10-07|International Business Machines Corporation|CMOS devices with stressed channel regions, and methods for fabricating the same|US3617824A|1965-07-12|1971-11-02|Nippon Electric Co|Mos device with a metal-silicide gate|
    US4337476A|1980-08-18|1982-06-29|Bell Telephone Laboratories, Incorporated|Silicon rich refractory silicides as gate metal|
    US5219770A|1983-11-30|1993-06-15|Fujitsu Limited|Method for fabricating a MISFET including a common contact window|
    US4702792A|1985-10-28|1987-10-27|International Business Machines Corporation|Method of forming fine conductive lines, patterns and connectors|
    US4944836A|1985-10-28|1990-07-31|International Business Machines Corporation|Chem-mech polishing method for producing coplanar metal/insulator films on a substrate|
    US4694565A|1986-04-28|1987-09-22|Rockwell International Corporation|Method of making hardened CMOS sub-micron field effect transistors|
    DE3685495D1|1986-07-11|1992-07-02|Ibm|METHOD FOR PRODUCING A UNDERLYED MASK CONTOUR.|
    US4849376A|1987-01-12|1989-07-18|Itt A Division Of Itt Corporation Gallium Arsenide Technology Center|Self-aligned refractory gate process with self-limiting undercut of an implant mask|
    JP2807226B2|1987-09-12|1998-10-08|ソニー株式会社|Method for manufacturing semiconductor device|
    US4914500A|1987-12-04|1990-04-03|At&T Bell Laboratories|Method for fabricating semiconductor devices which include sources and drains having metal-containing material regions, and the resulting devices|
    US5146291A|1988-08-31|1992-09-08|Mitsubishi Denki Kabushiki Kaisha|MIS device having lightly doped drain structure|
    US4954142A|1989-03-07|1990-09-04|International Business Machines Corporation|Method of chemical-mechanical polishing an electronic component substrate and polishing slurry therefor|
    US4956311A|1989-06-27|1990-09-11|National Semiconductor Corporation|Double-diffused drain CMOS process using a counterdoping technique|
    JP2519608B2|1990-04-16|1996-07-31|三菱電機株式会社|Semiconductor device and manufacturing method thereof|
    US5212102A|1990-08-22|1993-05-18|National Semiconductor Corporation|Method of making polysilicon Schottky clamped transistor and vertical fuse devices|
    US5281769A|1990-11-05|1994-01-25|Nippon Telegraph And Telephone Corporation|Dewall plating technique|
    KR100274555B1|1991-06-26|2000-12-15|윌리엄 비. 켐플러|Insulated gate field effect transistor and manufacturing the same|
    JP3023933B2|1991-06-28|2000-03-21|株式会社村田製作所|Method for manufacturing semiconductor device|
    US5196357A|1991-11-18|1993-03-23|Vlsi Technology, Inc.|Method of making extended polysilicon self-aligned gate overlapped lightly doped drain structure for submicron transistor|
    US5334545A|1993-02-01|1994-08-02|Allied Signal Inc.|Process for forming self-aligning cobalt silicide T-gates of silicon MOS devices|
    US5451546A|1994-03-10|1995-09-19|National Semiconductor Corporation|Masking method used in salicide process for improved yield by preventing damage to oxide spacers|
    KR0148296B1|1994-07-28|1998-12-01|문정환|Isolation method for semiconductor device|
    US5656519A|1995-02-14|1997-08-12|Nec Corporation|Method for manufacturing salicide semiconductor device|
    JP2663905B2|1995-03-30|1997-10-15|日本電気株式会社|Method for manufacturing semiconductor device|
    JP3093620B2|1995-10-19|2000-10-03|日本電気株式会社|Method for manufacturing semiconductor device|
    US5767004A|1996-04-22|1998-06-16|Chartered Semiconductor Manufacturing, Ltd.|Method for forming a low impurity diffusion polysilicon layer|
    US5858843A|1996-09-27|1999-01-12|Intel Corporation|Low temperature method of forming gate electrode and gate dielectric|
    US6010929A|1996-12-11|2000-01-04|Texas Instruments Incorporated|Method for forming high voltage and low voltage transistors on the same substrate|
    TW358989B|1997-04-08|1999-05-21|United Microelectronics Corp|Method of forming gold-oxygen semiconductor cells|
    US6372566B1|1997-07-03|2002-04-16|Texas Instruments Incorporated|Method of forming a silicide layer using metallic impurities and pre-amorphization|
    US5960270A|1997-08-11|1999-09-28|Motorola, Inc.|Method for forming an MOS transistor having a metallic gate electrode that is formed after the formation of self-aligned source and drain regions|
    TW423080B|1997-11-08|2001-02-21|Winbond Electronics Corp|Semiconductor device and its manufacturing method|
    US5966597A|1998-01-06|1999-10-12|Altera Corporation|Method of forming low resistance gate electrodes|
    US6069387A|1998-04-06|2000-05-30|Advanced Micro Devices, Inc.|Lightly doped drain formation integrated with source/drain formation for high-performance transistor formation|
    JP2000091350A|1998-09-11|2000-03-31|Japan Radio Co Ltd|Manufacture of semiconductor field effect transistor|
    JP2001044421A|1999-07-27|2001-02-16|Mitsubishi Electric Corp|Manufacture of misfet|KR100624961B1|1999-10-20|2006-09-19|주식회사 하이닉스반도체|Method for manufacturing transistor adopted metal gate|
    TW514992B|1999-12-17|2002-12-21|Koninkl Philips Electronics Nv|A method of manufacturing a semiconductor device|
    US6607950B2|2000-03-30|2003-08-19|Interuniversitair Microelektronic Centrum |MIS transistors with a metal gate and high-k dielectric and method of forming|
    US6509282B1|2001-11-26|2003-01-21|Advanced Micro Devices, Inc.|Silicon-starved PECVD method for metal gate electrode dielectric spacer|
    AU2003249717A1|2002-07-31|2004-02-16|Advanced Micro Devices, Inc.|Process for manufacturing mosfets using amorphous carbon replacement gate and structures formed in accordance therewith|
    JP2004152790A|2002-10-28|2004-05-27|Toshiba Corp|Semiconductor device and its manufacturing method|
    US7078298B2|2003-05-20|2006-07-18|Sharp Laboratories Of America, Inc.|Silicon-on-nothing fabrication process|
    KR100481185B1|2003-07-10|2005-04-07|삼성전자주식회사|Method of fabricating a MOS transistor using a total gate silicidation process|
    CN100539035C|2004-09-10|2009-09-09|中芯国际集成电路制造有限公司|The new caustic solution of semiconductor integrated circuit silicon single crystal flake substrate back silicon nitride layer|
    US7338907B2|2004-10-04|2008-03-04|Sharp Laboratories Of America, Inc.|Selective etching processes of silicon nitride and indium oxide thin films for FeRAM device applications|
    CL2007002097A1|2006-07-20|2008-01-18|Smithkline Beecham Corp|Compounds derived from pyrrolidine or morpholine antagonists of urotensin ii; pharmaceutical composition comprising said compounds; and its use to treat congestive heart failure, ischemic heart failure, angina, myocardial ischemia, overactive bladder, asthma and / or copd, among others.|
    CN102157437B|2010-02-11|2013-12-25|中国科学院微电子研究所|Method for forming semiconductor structure|
    KR102044667B1|2013-05-28|2019-11-14|엘지디스플레이 주식회사|Flat panel display device having oxide thin film transistor and method for fabricating thereof|
    KR20150091895A|2014-02-04|2015-08-12|에스케이하이닉스 주식회사|Semiconductor device and method of operating the same|
    CN105185816A|2015-10-15|2015-12-23|京东方科技集团股份有限公司|Array substrate, manufacturing method, and display device|
    法律状态:
    2001-02-14| AS| Assignment|Owner name: SHARP LABORATORIES OF AMERICA, INC., WASHINGTON Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MA, YANJUN;EVANS, DAVID RUSSELL;ONO, YOSHI;AND OTHERS;REEL/FRAME:011602/0845 Effective date: 20010214 |
    2006-10-26| FPAY| Fee payment|Year of fee payment: 4 |
    2011-05-23| REMI| Maintenance fee reminder mailed|
    2011-10-14| LAPS| Lapse for failure to pay maintenance fees|
    2011-11-14| STCH| Information on status: patent discontinuation|Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
    2011-12-06| FP| Expired due to failure to pay maintenance fee|Effective date: 20111014 |
    优先权:
    申请号 | 申请日 | 专利标题
    US09/004,991|US6274421B1|1998-01-09|1998-01-09|Method of making metal gate sub-micron MOS transistor|
    US09/783,760|US6632731B2|1998-01-09|2001-02-14|Structure and method of making a sub-micron MOS transistor|US09/783,760| US6632731B2|1998-01-09|2001-02-14|Structure and method of making a sub-micron MOS transistor|
    US10/621,852| US20040014292A1|1998-01-09|2003-07-16|Sub-micron MOS transistor|
    [返回顶部]